

4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores

Features


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · 4K x 8 organization
- 0.65-micron CMOS for optimum speed/power
- · High-speed access: 15 ns
- Low operating power: I_{CC} = 160 mA (max.)
- · Fully asynchronous operation
- Automatic power-down
- Semaphores included on the 7C1342 to permit software handshaking between ports
- Available in 52-pin PLCC

Functional Description

The CY7C135 and CY7C1342 are high-speed CMOS 4K x 8 dual-port static RAMs. The CY7C1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). The CY7C135 is suited for those systems that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. Semaphores are offered on the CY7C1342 to assist in arbitrating between ports. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin (CY7C1342 only).

The CY7C135 and CY7C1342 are available in 52-pin PLCC.






Selection Guide

		7C135-15 7C1342-15	7C135-20 7C1342-20	7C135-25 7C1342-25	7C135-35 7C1342-35	7C135-55 7C1342-55
Maximum Access Time (ns)		15	20	25	35	55
Maximum Operating Current (mA)	Commercial	220	190	180	160	160
Maximum Standby Current for I _{SB1} (mA)	Commercial	60	50	40	30	30

Pin Configurations



Pin Definitions

Left Port	Right Port	Description
A _{0L-11L}	A _{0R-11R}	Address Lines
CEL	CE _R	Chip Enable
OEL	OE _R	Output Enable
R/W _L	R/W _R	Read/Write Enable
SEM _L (CY7C1342 only)	SEM _R (CY7C1342 only)	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O_0 pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.



Maximum Ratings^[1]

Storage Temperature	65°C to+150°C
Ambient Temperature with Power Applied	55°C to+125°C
Supply Voltage to Ground Potential (Pin 48 to Pin 24)	0.5V to+7.0V
DC Voltage Applied to Outputs in High Z State	
DC Input Voltage ^[2]	3.0V to +7.0V

Static Discharge Voltage	. > 2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[4]

				7C13	35–15 342–1 5	7C13	35–20 342–2 0		35–25 42–25	
Parameter	Description	Test Conditions		Min.	Max	Min	Max	Min.	Max	Uni t
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2		2.2		2.2		V
V _{IL}	Input LOW Voltage				0.8		0.8		0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	Outputs Disabled, GND \leq V _O \leq V _{CC}		-10	+10	-10	+10	-10	+10	μА
I _{CC}	Operating Current	V _{CC} = Max.,	Com'l		220		190		180	mA
		$I_{OUT} = 0 \text{ mA}$	Ind.						190	
I _{SB1}	Standby Current	\overline{CE}_L and $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[5]}$	Com'l		60		50		40	mΑ
	(Both Ports TTL Levels)	$t = t_{MAX}^{UI}$	Ind.						50	
I _{SB2}	Standby Current	CE_L and $CE_R \ge V_{IH}$, $f = f_{MAX}^{[5]}$	Com'l		130		120		110	mA
	(One Port TTL Level)	$f = f_{MAX}^{[S]}$	Ind.						120	
I _{SB3}	Standby Current (Both Ports CMOS Levels)	Both Ports CE and $\overline{CE}_R \ge V_{CC} - 0.2V$,	Com'l		15		15		15	mA
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0^{[5]}$	Ind.						30	
I _{SB4}	Standby Current	One Port CE _L or	Com'l		125		115		100	mA
Notas	(One Port CMOS Level)	$\begin{array}{l} CE_R \geq V_{CC} - \bar{0}.2V, \\ V_{ N} \geq V_{CC} - 0.2V \text{ or } V_{ N} \leq 0.2V, \\ \text{Active Port Outputs, f} = \\ f_{MAX}^{[5]} \end{array}$	Ind.						115	

- 1. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
- 2. 3.
- Pulse width < 20 ns.
 T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information. $f_{MAX} = 1/t_{RC} = All$ inputs cycling at $f = 1/t_{RC}$ (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .




$\textbf{Electrical Characteristics} \ \, \text{Over the Operating Range}^{[4]} (\text{continued})$


					35–35 42–35		35–55 42–55	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA			0.4		0.4	V
V _{IH}				2.2		2.2		V
V _{IL}	Input LOW Voltage				0.8		0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	μА
I _{OZ}	Output Leakage Current	Outputs Disabled, GND \leq V _O \leq V _{CC}		-10	+10	-10	+10	μΑ
I _{CC}	Operating Current	V _{CC} = Max., I _{OUT} = 0 mA	Com'l		160		160	mA
		$V_{CC} = Max., I_{OUT} = 0 mA$	Ind.		180		180	
I _{SB1}	Standby Current	\overline{CE}_L and $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[5]}$	Com'l		30		30	mA
	(Both Ports TTL Levels)		Ind.		40		40	
I _{SB2}	Standby Current	\overline{CE}_L and $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[5]}$	Com'l		100		100	mA
	(One Port TTL Level)		Ind.		110		110	
I _{SB3}	Standby Current	Both Ports \overline{CE} and $\overline{CE}_R \ge V_{CC} - 0.2V$,	Com'l		15		15	mA
	(Both Ports CMOS Levels)	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0^{[5]}$	Ind.		30		30	
I _{SB4}	Standby Current	One Port \overline{CE}_L or $\overline{CE}_R \ge V_{CC} - 0.2V$,	Com'l		90		90	mA
	(One Port CMOS Level)	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{V or } V_{\text{IN}} \le 0.2 \text{V},$ Active Port Outputs, $f = f_{\text{MAX}}^{[5]}$	Ind.		100		100	

Capacitance^[6]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

AC Test Loads and Waveforms





^{6.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics Over the Operating Range^[7, 8]

READ CYCLE I_RC				35–15 42–15		35–20 42–20	7C13	35–25 42–25		35–35 42–35		35–55 42–55	
t _{RC} Read Cycle Time 15 20 25 35 55 t _{AA} Address to Data Valid 15 20 25 35 55 t _{OHA} Output Hold From Address Change 3 3 3 3 3 3 t _{ACE} CE LOW to Data Valid 15 20 25 35 55 t _{DOE} OE LOW to Data Valid 10 13 15 20 25 t _{LZCE} [9,10,11] OE Low to Low Z 3 3 3 3 3 3 t _{LZCE} [9,10,11] OE Low to Low Z 3 3 3 3 3 3 t _{LZCE} [9,10,11] OE LOW to Low Z 3 3 3 3 3 3 t _{LZCE} [9,10,11] OE LOW to Low Z 3 3 3 3 3 3 t _{LZCE} [9,10,11] CE LOW to Power Up 0 0 0 0 0 0 t _{LZCE} [9,10,11] CE LOW to Power Up 0 0	meter	Description	Min.	Max.	Unit								
tAA Address to Data Valid 15 20 25 35 55 tOHA Output Hold From Address Change 3 55 <td>CYCLE</td> <td></td>	CYCLE												
Action And Court Hold From Address Change 3 3 3 3 3 3 3 3 55 Loce CE LOW to Data Valid 15 20 25 35 55 Loce DE LOW to Data Valid 10 13 15 20 25 Loce [9]-10,11] DE LOW to Low Z 3 3 3 3 3 3 3 15 20 25 Lyzoe [9]-10,11] DE HIGH to High Z 10 13 15 20 25 Lyzoe [9]-10,11] DE HIGH to High Z 10 13 15 20 25 Lyzoe [9]-10,11] DE LOW to Low Z 3 5 20 25 35	Rea	ad Cycle Time	15		20		25		35		55		ns
Address Change	Add	Idress to Data Valid		15		20		25		35		55	ns
Tode			3		3		3		3		3		ns
t_LZOE [9.10,11] OE Low to Low Z 3 3 3 3 3 3 3 4 5 4 2 2 25 5 1 1 1 1 1 1 1 2 2 2 2 5 1 2 3 5 5 5 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2<	CE	LOW to Data Valid		15		20		25		35		55	ns
tHZOE [9,10,11] OE HIGH to High Z 10 13 15 20 25 tZCE [9,10,11] CE LOW to Low Z 3 2 25 25 25 25 25 25 25 25 35 55 55 75		LOW to Data Valid		10		13		15		20		25	ns
tHZOE [9,10,11] OE HIGH to High Z 10 13 15 20 25 tzCE [9,10,11] CE LOW to Low Z 3 2 25 25 25 25 25 25 25 25 35 55 55 75	^{9,10,11]} OE	Low to Low Z	3		3		3		3		3		ns
th/ZCE 9.10,11 CE HIGH to High Z 10 13 15 20 25 tpUf11 CE LOW to Power Up 0	^{9,10,11]} OE	HIGH to High Z		10		13		15		20		25	ns
tpUsting CE LOW to Power Up 0 <td>^{9,10,11]} CE</td> <td>LOW to Low Z</td> <td>3</td> <td></td> <td>3</td> <td></td> <td>3</td> <td></td> <td>3</td> <td></td> <td>3</td> <td></td> <td>ns</td>	^{9,10,11]} CE	LOW to Low Z	3		3		3		3		3		ns
tpUsting CE LOW to Power Up 0 <td>^{9,10,11]} CE</td> <td>HIGH to High Z</td> <td></td> <td>10</td> <td></td> <td>13</td> <td></td> <td>15</td> <td></td> <td>20</td> <td></td> <td>25</td> <td>ns</td>	^{9,10,11]} CE	HIGH to High Z		10		13		15		20		25	ns
WRITE CYCLE t _{WC} Write Cycle Time 15 20 25 35 55 t _{SCE} CE LOW to Write End 12 15 20 30 50 t _{AW} Address Set-Up to Write End 12 15 20 30 50 t _{HA} Address Set-Up to Write End 2	CE	LOW to Power Up	0		0		0		0		0		ns
twc Write Cycle Time 15 20 25 35 55 t _{SCE} CE LOW to Write End 12 15 20 30 50 t _{AW} Address Set-Up to Write End 12 15 20 30 50 t _{HA} Address Set-Up to Write End 2 2 2 2 2 2 t _{SA} Address Set-Up to Write Start 0 0 0 0 0 0 t _{PWE} Write Pulse Width 12 15 20 25 50 t _{SD} Data Set-Up to Write End 10 13 15 15 25 t _{HD} Data Hold from Write End 0 0 0 0 0 0 t _{HZWE} [10,11] R/W LOW to High Z 10 13 15 20 25 t _{LZWE} [10,11] R/W HIGH to Low Z 3 3 3 3 3 3 t _{WDD} [12] Write Pulse to Data Delay 30 40 50	CE	HIGH to Power Down		15		20		25		35		55	ns
tsce CE LOW to Write End 12 15 20 30 50 tAW Address Set-Up to Write End 12 15 20 30 50 tHA Address Hold from Write End 2 3 3 3 3 3 <t< td=""><td>E CYCLE</td><td></td><td></td><td></td><td></td><td></td><td>ı</td><td>l</td><td>ı</td><td>l</td><td>ı</td><td></td><td></td></t<>	E CYCLE						ı	l	ı	l	ı		
tAW Address Set-Up to Write End 12 15 20 30 50 tHA Address Hold from Write End 2 2 2 2 2 2 tSA Address Set-Up to Write Start 0 0 0 0 0 0 tPWE Write Pulse Width 12 15 20 25 50 tSD Data Set-Up to Write End 10 13 15 15 25 tHD Data Hold from Write End 0 0 0 0 0 0 tHZWE ^[10,11] R/W LOW to High Z 10 13 15 20 25 tLZWE ^[10,11] R/W HIGH to Low Z 3 3 3 3 3 3 tWDD ^[12] Write Pulse to Data Delay 30 40 50 60 70 tDDD ^[12] Write Data Valid to Read Data Val	Wri	rite Cycle Time	15		20		25		35		55		ns
t _{HA} Address Hold from Write End 2 2 2 2 2 t _{SA} Address Set-Up to Write Start 0 0 0 0 0 t _{PWE} Write Pulse Width 12 15 20 25 50 t _{SD} Data Set-Up to Write End 10 13 15 15 25 t _{HD} Data Hold from Write End 0 0 0 0 0 0 t _{HZWE} ^[10,11] R/W LOW to High Z 10 13 15 20 25 t _{LZWE} ^[10,11] R/W HIGH to Low Z 3 3 3 3 3 t _{WDD} ^[12] Write Pulse to Data Delay 30 40 50 60 70 t _{DDD} ^[12] Write Data Valid to Read Data Valid 25 30 30 35 40 SEM Flag Update Pulse (OE or SEM) 10 10 10 15 15 15	CE	LOW to Write End	12		15		20		30		50		ns
t _{SA} Address Set-Up to Write Start 0 0 0 0 0 0 t _{PWE} Write Pulse Width 12 15 20 25 50 t _{SD} Data Set-Up to Write End 10 13 15 15 25 t _{HD} Data Hold from Write End 0 0 0 0 0 0 t _{HZWE} ^[10,11] R/W LOW to High Z 10 13 15 20 25 t _{LZWE} ^[10,11] R/W HIGH to Low Z 3 3 3 3 3 3 t _{WDD} ^[12] Write Pulse to Data Delay 30 40 50 60 70 t _{DDD} ^[12] Write Data Valid to Read Data Valid to Read Data Valid 25 30 30 35 40 SEM Flag Update Pulse (OE or SEM) 10 10 10 15 15 15	Add	Idress Set-Up to Write End	12		15		20		30		50		ns
tpwe Write Pulse Width 12 15 20 25 50 tsD Data Set-Up to Write End 10 13 15 15 25 tHD Data Hold from Write End 0 0 0 0 0 0 tHZWE R/W LOW to High Z 10 13 15 20 25 tLZWE 10,111 R/W HIGH to Low Z 3 3 3 3 3 tWDD Write Pulse to Data Delay 30 40 50 60 70 tDDD Write Data Valid to Read Data Valid 25 30 30 35 40 SEMAPHORE TIMING[13] tSOP SEM Flag Update Pulse (OE or SEM) 10 10 10 15 15 15	Add	Idress Hold from Write End	2		2		2		2		2		ns
t _{SD} Data Set-Up to Write End 10 13 15 15 25 t _{HD} Data Hold from Write End 0 0 0 0 0 0 t _{HZWE} ^[10,11] R/W LOW to High Z 10 13 15 20 25 t _{LZWE} ^[10,11] R/W HIGH to Low Z 3 3 3 3 3 t _{WDD} ^[12] Write Pulse to Data Delay 30 40 50 60 70 t _{DDD} ^[12] Write Data Valid to Read Data Valid 25 30 30 35 40 SEMAPHORE TIMING ^[13] t _{SOP} SEM Flag Update Pulse (OE or SEM) 10 10 10 15 15 15	Add	Idress Set-Up to Write Start	0		0		0		0		0		ns
t _{HD} Data Hold from Write End 0 10 1 13 15 20 25 25 25 13 40 50 60 70 60 70<	Wri	rite Pulse Width	12		15		20		25		50		ns
th/ZWE R/W LOW to High Z 10 13 15 20 25 t_ZWE R/W HIGH to Low Z 3 3 3 3 3 3 twod Image: Triangle of the content of the cont	Dat	ata Set-Up to Write End	10		13		15		15		25		ns
t _{LZWE} ^[10,11] R/W HIGH to Low Z 3 3 3 3 3 3 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 <		ata Hold from Write End	0		0		0		0		0		ns
t _{LZWE} ^[10,11] R/W HIGH to Low Z 3 3 3 3 3 3 3 1 3 1 3 1 3 1 3 3 3 3 3 3 3 3 1 70 <	.10,11] R/V	W LOW to High Z		10		13		15		20		25	ns
t _{WDD} ^[12] Write Pulse to Data Delay 30 40 50 60 70 t _{DDD} ^[12] Write Data Valid to Read Data Valid 25 30 30 35 40 SEMAPHORE TIMING ^[13] t _{SOP} SEM Flag Update Pulse (OE or SEM) 10 10 10 15 15	^{10,11}] R/V	W HIGH to Low Z	3		3		3		3		3		ns
t _{DDD} ^[12] Write Data Valid to Read Data Valid 25 30 30 35 40 SEMAPHORE TIMING ^[13] t _{SOP} SEM Flag Update Pulse (OE or SEM) 10 10 10 15 15 15	^{2]} Wri	rite Pulse to Data Delay		30		40		50		60		70	ns
t _{SOP}	^{2]} Wri			25		30		30		35		40	ns
(OE or SEM)	PHORE TI	MING ^[13]			1			1		1		<u>. </u>	
A CEM Flow Write to Book Time F F F F F F F F F			10		10		10		15		15		ns
t _{SWRD} SEM Flag Write to Read Time 5 5 5 5 5	SEI	M Flag Write to Read Time	5		5		5		5		5		ns
t _{SPS} SEM Flag Contention Window 5 5 5 5	SEI	M Flag Contention Window	5		5		5		5		5		ns


- See the last page of this specification for Group A subgroup testing information.
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
 At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE}.
 Test conditions used are Load 3.
 This parameter is guaranteed but not tested.
 For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
 Semaphore timing applies only to CY7C1342.




Switching Waveforms

Read Cycle No. 1^[14,15]


Either Port Address Access



Read Cycle No. 2^[14,16]



Read Timing with Port-to-Port^[17]




- R/W is HIGH for read cycle.
 Device is continuously selected, CE = V_{IL} and OE = V_{IL}.
 Address valid prior to or coincident with CE transition LOW.
 CE_L = CE_R = LOW; R/W_L = HIGH




Switching Waveforms (continued)

Write Cycle No. 1: OE Three-States Data I/Os (Either Port)[18,19,20]



Write Cycle No. 2:R/W Three-States Data I/Os (Either Port)[19, 21]



- The internal write time of the memory is defined by the overlap of \overline{CE} or \overline{SEM} LOW and R/\overline{W} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


 R.W. must be HIGH during all address transactions.

 If \overline{OE} is LOW during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{PWE} or $(t_{HZWE} + t_{SD})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD} . If \overline{OE} is HIGH during a R/\overline{W} controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified
- Data I/O pins enter high-impedance when \overline{OE} is held LOW during write.




Switching Waveforms (continued)

Semaphore Read After Write Timing, Either Side (CY7C1342 only)^[22]



Timing Diagram of Semaphore Contention (CY7C1342 only) $^{[23,24,25]}$



- $\overline{\text{CE}}$ = HIGH for the duration of the above timing (both write and read cycle). I/O_{0R} = I/O_{0L} = LOW (request semaphore); $\overline{\text{CE}}_{R}$ = $\overline{\text{CE}}_{L}$ = HIGH. Semaphores are reset (available to both ports) at cycle start. If t_{SPS} is violated, it is guaranteed that only one side will gain access to the semaphore.



Architecture

The CY7C135 consists of an array of 4K words of 8 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). Two semaphore control pins exist for the CY7C1342 (SEM_{I/R}).

Functional Description

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of R/W in order to guarantee a valid write. Since there is no on-chip arbitration, the user must be sure that a specific location will not be accessed simultaneously by both ports or erroneous data could result. A write operation is controlled by either the OE pin (see Write Cycle No. 1 timing diagram) or the R/W pin (see Write Cycle No. 2 timing diagram). Data can be written t_{HZOE} after the OE is deasserted or t_{HZWE} after the falling edge of R/W. Required inputs for write operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read the same location, a port-to-port flowthrough delay is met before the data is valid on the output. Data will be valid on the port wishing to read the location $t_{\mbox{\scriptsize DDD}}$ after the data is presented on the writing port.

Read Operation

When reading the device, the user must assert both the OE and CE pins. Data will be available t_{ACE} after CE or t_{DOE} after OE are asserted. If the user of the CY7C1342 wishes to access a semaphore, the SEM pin must be asserted instead of the CE pin. Required inputs for read operations are summarized in Table 1.

Semaphore Operation

The CY7C1342 provides eight semaphore latches which are separate from the dual port memory locations. Semaphores are used to reserve resources which are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value will be available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip enab<u>le for</u> the semaphore latches. $\overline{\text{CE}}$ must remain HIGH <u>during $\overline{\text{SEM}}$ </u> LOW. A_{0-2} represents the semaphore address. $\overline{\text{OE}}$ and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O_0 is used. If a 0 is written to the left port of an unused semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing a

zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore. *Table 2* shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports request a semaphore control by writing a 0 to a semaphore within t_{SPS} of each other, it is guaranteed that only one side will gain access to the semaphore.

Initialization of the semaphore is not automatic and must be reset during initialization program at power-up. All semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed

Table 1. Non-Contending Read/Write


	Inputs			Outputs	
CE	R/W	OE	SEM	1/0 ₀ - 1/0 ₇	Operation
Н	Х	Х	Н	High Z	Power-Down
Н	Н	L	L	Data Out	Read Semaphore
Х	Х	Н	Χ	High Z	I/O Lines Disabled
Н	L	Х	L	Data In	Write to Semaphore
L	Н	L	Н	Data Out	Read
L	L	Х	Н	Data In	Write
L	Х	Х	L		Illegal Condition


Table 2. Semaphore Operation Example


Formation	I/O ₀₋₇	I/O ₀₋₇	01-1
Function	Left	Right	Status
No Action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to Sema-phore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore





Typical DC and AC Characteristics

























Ordering Information

4K x8 Dual-Port SRAM


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C135-15JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
20	CY7C135-20JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
25	CY7C135-25JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C135-25JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C135-35JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C135-35JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
55	CY7C135-55JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C135-55JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial

4K x8 Dual-Port SRAM with Semaphores

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
15	CY7C1342-15JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
20	CY7C1342-20JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
25	CY7C1342-25JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1342-25JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C1342-35JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1342-35JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
55	CY7C1342-55JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1342-55JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial

Package Diagrams

52-Lead Plastic Leaded Chip Carrier J69



51-85004-*A



Document History Page

Document Title: CY7C135/CY7C1342 4K x 8 Dual Port Static RAM and 4K x 8 Dual Port Static RAM w/Semaphores Document Number: 38-06038						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	110181	10/21/01	SZV	Change from Spec number: 38-00541 to 38-06038		
*A	122288	12/27/02	RBI	Power up requirements added to Maximum Ratings Information		
*B	236763	SEE ECN	YDT	Removed cross information from features section		